


DECLARATION

I, Akihiro IWAMI , a national of Japan,
c/o Asamura Patent Office of 331-340, New Ohtemachi
Building, 2-1, Ohtemachi-2-chome, Chiyoda-ku, Tokyo, Japan
do hereby solemnly and sincerely declare:-

- 1) THAT I am well acquainted with the Japanese language
and English language, and
- 2) THAT the attached is a full, true, accurate and
faithful translation into the English language made
by me of Japanese Patent Application No. 11-44133 .

The undersigned declares further that all
statements made herein of his own knowledge are true and
that all statements made on information and belief are
believed to be true; and further that these statements
were made with the knowledge that willful false statements
and the like so made are punishable by fine or imprisonment,
or both, under section 1001, of Title 18 of the United
States Code and that such willful false statements may
jeopardize the validity of the application or any patent
issuing thereon.

Signed this 9th day of July , 2004 .



Akihiro IWAMI

11-44133

[Title of Document] Patent Application

[Reference Number] K99000081

[Data of Submission] February 23, 1999

[Addressee] Commissioner
The Patent Office

[International Patent Classification] G06F 13/362

[Title of the Invention] INTEGRATED CIRCUIT AND
INFORMATION PROCESSING
USING THE SAME

[Number of Claim(s) for a Patent] 8

[Inventor]

[Address] c/o Shisutemu Kaihatsu Kenkyusho,
HITACHI, LTD., 1099, Ozenji, Asao-ku,
Kawasaki-shi, Kanagawa, Japan.

[Name] Nobukazu KONDO

[Inventor]

[Address] c/o Chuo Kenkyusho, HITACHI, LTD.,
280, Higashikoigakubo 1-chome,
Kokubunji-shi, Tokyo, Japan.

[Name] Kei SUZUKI

11-44133

[Inventor]

[Address] c/o Handotai Jigyobu, HITACHI, LTD.,
20-1, Josuihoncho 5-chome, Kodaira-
shi, Tokyo, Japan.

[Name] Kouki NOGUCHI

[Inventor]

[Address] c/o Shisutemu Kaihatsu Kenkyusho,
HITACHI, LTD., 1099, Ozenji, Asao-ku,
Kawasaki-shi, Kanagawa, Japan.

[Name] Itaru NONOMURA

[Applicant]

[Applicant's ID Number] 0 0 0 0 0 5 1 0 8

[Name] HITACHI, LTD.

[Agent]

[Agent's ID Number] 1 0 0 0 6 8 5 0 4

[Patent Attorney]

[Name] Katsuo OGAWA

[Indication on Fee]

[Prepayment Register Number] 013088

[Amount of Payment] ¥21,000-

11-44133

[List of Items Filed]

[Title of Article]	Specification	1
[Title of Article]	Drawings	1
[Title of Article]	Abstract	1
[Proof: Required or not]	Yes	

[Title of Document] Specification

[Title of the Invention] INTEGRATED CIRCUIT AND
INFORMATION PROCESSING USING
THE SAME

5 [Scope of claim for a Patent]

[Claim 1]

An integrated circuit comprising:
a plurality of functional modules;
a bus for interconnecting said plurality of
10 functional modules; and
a common buffer disposed on said bus for
storing transfer information transferred between any
functional modules within said plurality of functional
modules.

15 [Claim 2]

An integrated circuit according to claim 1,
wherein said common buffer is set in a buffering enabled
state or a buffering disabled state depending on whether
or not a buffer in a destination module can accept said
20 transfer information.

[Claim 3]

An integrated circuit according to claim 2,
further comprising means for selecting a path for
transferring information to said destination module when
25 a signal from said destination module indicates that the
buffer within said destination module can accept

information, and selecting a transfer path for storing said transfer information in said common buffer when the signal indicates that the buffer within said destination module cannot accept information.

5 [Claim 4]

 An integrated circuit according to claim 1, further comprising a signal line for transferring said transfer information when a buffer within a destination module of said transfer information can accept a
10 transfer, said signal line circumventing said common buffer.

 [Claim 5]

 An integrated circuit according to claim 1, wherein said bus is arranged such that said common
15 buffer within said bus is located adjacent to each of said plurality of functional modules within said integrated circuit.

 [Claim 6]

 An integrated circuit according to claim 1,
20 further comprising means, operative when an information receiving buffer in a destination module cannot accept a transfer, for communicating information from said destination module to a source module, said information indicating that no transfer can be permitted.

25 [Claim 7]

 An integrated circuit comprising, on a bus for transmitting transfer information between a plurality of functional modules:

a controlling unit for selecting a transfer path depending on whether or not a buffer in a destination module of said transfer data can accept said transfer information;

5 a common buffer for storing said transfer information transferred between said plurality of functional modules in accordance with the result of a selection made by said controlling unit; and

transfer path controlling means including a
10 plurality of common bus interfaces for controlling input/output between said plurality of functional modules and said common buffer.

[Claim 8]

An information processing apparatus
15 comprising:

a plurality of functional modules;

a bus for interconnecting said plurality of functional modules; and

a common buffer for temporarily storing
20 information transferred between any functional modules within said plurality of functional modules.

[Detailed Description of the Invention]

[0001]

[Technical Field Pertinent to the Invention]

25 The present invention relates to the LSI technologies employed for components of an information processing apparatus the typical example of which is a

personal computer or a workstation. In particular, it relates to the configuration of an internal bus of a LSI and a method of controlling the bus. Here, the LSI is a kind of LSI that is configured by integrating, on a
5 single chip, a plurality of functions such as a processor, a memory and various types of peripheral function modules.

[0002]

[Prior Art]

10 As the conventional technology concerning a bus and its controlling method used in the information processing apparatus the representative example of which is the personal computer or the workstation, there has been known a technology disclosed in literatures such as
15 JP-A-5-324544. The conventional method of controlling the bus will be explained below, using FIG. 8. At present, on account of the ease with which the interface circuit can be designed, a synchronous-type bus has become the mainstream of the use. With respect to the
20 synchronous-type bus, a plurality of modules connected to the synchronous-type bus execute transmitting/receiving control of data in synchronization with a system clock, i.e., a clock that is common to the respective modules.

25 [0003]

Taking as an example a burst write with a 4-data cycle and explaining the transferring system of the conventional synchronous-type bus, the explanation turns

out to be given as illustrated in FIG. 8. FIG. 8 is a burst write timing chart of the conventional bus (the transfer destination module-side buffer: empty state). In FIG. 8, the reference numerals denote the following signals, respectively: 801 a system clock signal with which a transfer should be performed in synchronization, 802 an address/data (A/D) signal for transmitting address/data from a transfer source module (bus master) to the transfer destination module (slave) through a bus module, 803 an address-valid (ADV-N) signal for indicating a valid time-period of an address/command, 804 a data-valid (DTV-N) signal for indicating a valid time-period of the data, 805 a command (CMD) signal for specifying information such as the type of the transfer, 806 an acknowledge (ACK-N) signal with which the bus module acknowledges the transfer source module (bus master) that the bus module has accepted the transfer, 807 a retry requesting (RTY-N) signal with which the transfer destination module (slave) requests the transfer source module (bus master) to execute the transfer once again later since a buffer within the transfer destination module has been fully occupied and is now in a state of being unable to accept the transfer.

[0004]

The bus master, i.e., the transfer source, sends out the transfer address and the transfer command onto the bus in synchronism with the system clock 801.

At this time, by asserting the address-valid signal 803,
the bus master specifies that the transfer is an
address/command cycle. Next, through the acknowledge
signal clock 806, the slave module, i.e., the transfer
5 destination, informs the bus master of a report that the
slave module has surely received the address/command
cycle. Having received the report, the bus master sends
out data onto the bus, over continuous 4-data cycles in
synchronism with the system 801, thereby terminating the
10 data transfer. At this time, by using the data-valid
signal 804, the bus master specifies that the transfer
is a data cycle.

[0005]

Meanwhile, in recent years, the integration
15 scale of the LSI has been increased even further. As a
result, it is now becoming possible to integrate, all
together on a single chip, a plurality of functions
constituting the system, such as a processor, a memory
and the various types of peripheral function modules.
20 In this case, it can be considered that the above-
described bus should be installed inside the LSI as an
on-chip bus. As advantages of providing the bus inside
the LSI, the following can be mentioned: Being able to
make the interface circuit common to the respective
25 modules, being able to make it easier to divert and
employ the various types of function modules into the
other LSIs, and so on.

[0006]

US-P 5, 761, 516 has disclosed a conventional example in which a bus has been installed inside a LSI as a on-chip bus.

[0007]

5 [Problem to be solved by the Invention]

In general, in the system where the bus as described above is used, the full occupation of the buffer within the transfer destination module causes a waiting state on the bus. This results in a problem
10 that the system performance will be deteriorated. Explaining the waiting state with a burst write over 4 data cycles as an example, the explanation turns out to be given as illustrated in FIG. 9.

[0008]

15 FIG. 9 is a timing chart for a burst write on the conventional bus (the transfer destination module-side buffer: full state). In FIG. 9, the reference numerals denote the following signals, respectively:
901 a system clock signal with which a transfer should
20 be performed in synchronization, 902 an address/data (A/D) signal for transmitting address/data from a transfer source module (bus master) to the transfer destination module (slave) through a bus module, 903 an address-valid (ADV-N) signal for indicating a valid
25 time-period of an address/command, 904 a data-valid (DTV-N) signal for indicating a valid time-period of the data, 905 a command (CMD) signal for specifying information such as the type of the transfer, 906 an

acknowledge (ACK-N) signal with which the bus module
acknowledges the transfer source module (bus master)
that the bus module has accepted the transfer, 907 a
retry requesting (RTY-N) signal with which the transfer
5 destination module (slave) requests the transfer source
module (bus master) to execute the transfer once again
later since a buffer within the transfer destination
module has been fully occupied and is now in a state of
being unable to accept the transfer. The bus master,
10 i.e., the transfer source, sends out a transfer address
and a transfer command onto the bus in synchronism with
the system clock 901. At this time, by asserting the
address-valid signal 903, the bus master specifies that
the transfer is an address/command cycle.

15 [0009]

Here, when the buffer within the slave module,
the transfer destination, has been fully occupied and is
in the state of being unable to receive any more,
transfer the slave module, using the retry requesting
20 (RTY-N) signal 907, requests the bus master to execute
the transfer once again later. After the lapse of a
fixed time interval, the bus master starts the transfer
on the bus again. At this time, if the buffer within
the slave module, the transfer destination, has not been
25 fully occupied, after receiving a report of the transfer
acknowledge informed from the slave module (no retry
request), the bus master executes a transfer of a burst
write over 4 data cycles, thereby terminating the data

transfer. In this case, the bus is equipped with a
retry protocol and accordingly the bus master is not
kept waiting while occupying the bus, thus causing no
disturbance to the other transfers. During at least the
5 above-described fixed time interval, however, the
transfer destination module never accepts the data
transfer from the transfer source module that has
already received the retry request. Consequently, there
still remains the problem that the transfer source
10 module is incapable of proceeding to the subsequent
process.

[0010]

In the LSI system where the on-chip bus is
employed, depending on the buffer state in the transfer
15 destination module, the bus transfer is kept waiting.
This results in a situation that it becomes impossible
for the transfer source module to proceed to the process
next to the bus transfer. An object of the present
invention is to prevent this situation.

20 [0011]

[Means for Solving Problem]

According to the present invention, on a
transfer path of a on-chip bus on an LSI, there are
provided a transferring buffer and its controlling unit
25 that, during a data transfer, can be in common use among
respective modules connected to the on-chip bus.

[0012]

Even if the buffer in the slave module, the

transfer destination, has been fully occupied and is in the state of being unable to receive any more, transfer the above-described bus master can temporarily transfer the data to the transferring buffer. Here, the
5 transferring buffer can be in common use among the respective modules located on the on-chip bus on the LSI. Consequently, the bus master becomes capable of proceeding to the next process. On account of this, there disappears the possibility that, depending on the
10 state of the buffer on the slave module (transfer destination) side, the bus master is kept waiting to execute the data transfer. This condition enhances the total processing performance of the system.

[0013]

15 [Mode for Carrying Out the Invention]

Referring to FIGS. 1 to 12, the explanation will be given below concerning embodiments of the present invention. FIG. 1 is a block diagram of an information processing apparatus in which a system LSI
20 is used that employs an on-chip bus according to the present invention. FIG. 2 is a block diagram of the system LSI employing the on-chip bus according to the present invention. FIG. 3 is a block diagram for illustrating an internal configuration of the system LSI
25 employing the on-chip bus according to the present invention. FIG. 4 is a block diagram for illustrating an internal configuration of a system LSI in which a bus configuration that uses off-chip a crossbar switch is

implemented on-chip. FIG. 5 is an address space map for indicating address allocation of the on-chip bus according to the present invention. FIG. 6 is a burst write timing chart of the on-chip bus according to the present invention (the receiving side buffer: empty state). FIG. 7 is a burst write timing chart of the on-chip bus according to the present invention (the receiving side buffer: full state). FIG. 10 is a connection diagram for illustrating line connection relationship of the on-chip bus according to the present invention. FIG. 11 is a flow chart for indicating a transfer procedure on the on-chip bus according to the present invention. FIG. 12 is a flow chart for indicating a transfer procedure on the conventional on-chip bus.

[0014]

In FIG. 1, the reference numerals denote the following components, respectively: 101 a system LSI employing an on-chip bus according to the present invention, 102 a main memory device, 103 a ROM, 104 a bus adapter for executing a protocol conversion between a system bus 109 and an I/O bus 110, 105 a communications module, 106, 107 input/output devices, 108 the on-chip bus, 109 the system bus, 110 the I/O bus, 111 a CPU module including a memory management unit (MMU) and a cache memory, 112 an on-chip DRAM module, 113 a graphics module, 114 a MPEG (Moving Picture Experts Group) decoder module, 115 an external bus (the

system bus) interface module, 116 a DSP (Digital Signal Processor) module. Also, units 117 to 122 are common interface units to which the on-chip bus 108 is common.

[0015]

5 In FIG. 2, the reference numerals denote the following components, respectively: 201 a module A, 202 a module B, 203 a module C, 204 a module D, 205 a module E, 206 a module F, 207 a module G, 208 a module H (These modules are modules located inside the system LSI.), 209
10 a crossbar switch unit of the on-chip bus, 210 a crossbar switch controlling unit, 211 a buffer unit provided inside the crossbar switch. Also, units 212 to 219 are on-chip bus interface units of the modules A to H, respectively. Moreover, units 220 to 227 are module
15 interface units of the on-chip bus.

[0016]

 In FIG. 3, the reference numerals denote the following components: 301, 302 transferring buffers provided on transfer paths within a bus module 108, 303,
20 305, 307, 309 data output buffers of the modules A, B, C, D, respectively, 304, 306, 308, 310 data input buffers of the modules A, B, C, D, respectively, 311, 313, 315, 317 data outputting lines from the modules A, B, C, D, respectively, 312, 314, 316, 318 data inputting
25 lines into the modules A, B, C, D, respectively, 319 a bypass line for bypassing the buffer 301, 320 a bypass line for bypassing the buffer 302, 321 to 328 selectors constituting the crossbar switch, 329 to 336 control

lines from the crossbar switch controlling unit 108 for determining a path of data.

[0017]

In FIG. 4, the reference numerals denote the following components: 401, 402, 403, 404 input data buffers of the modules A, B, C, D, respectively, 405 to 412 selectors constituting the crossbar switch, 413 to 420 control lines from the crossbar switch controlling unit 108 for determining a path of data.

10 [0018]

In FIG. 5, the reference numerals denote the following address spaces, respectively: 501 an address space of the module A, 502 an address space of the module B, 503 an address space of the module C, 504 an address space of the module D.

[0019]

In FIG. 6, the reference numerals denote the following signals, respectively: 601 a system clock signal with which a transfer should be performed in synchronization, 602 an address/data (A/D-1) signal for transmitting address/data from the transfer source module (bus master) to the bus module 108, 603 an address-valid (ADV-N) signal for indicating a valid time-period of an address/command, 604 a data-valid (DTV-N) signal for indicating a valid time-period of the data, 605 a command (CMD) signal for specifying information such as the type of the transfer, 606 an acknowledge (ACK-N) signal with which the bus module 108

acknowledges the transfer source module (bus master)
that the bus module 108 has accepted the transfer, 607 a
buffer-full (BFL-N) signal with which the transfer
destination module (slave) informs the bus module 108
5 that a buffer within the transfer destination module has
been fully occupied and is now in a state of being
unable to accept the transfer, 608 an address/data (A/D-
2) signal for transmitting address/data from the bus
module 108 to the transfer destination module (slave).

10 [0020]

In FIG. 7, the reference numerals denote the
following signals, respectively: 701 a system clock
signal with which a transfer should be performed in
synchronization, 702 an address/data (A/D-1) signal for
15 transmitting address/data from the transfer source
module (bus master) to the bus module 108, 703 an
address-valid (ADV-N) signal for indicating a valid
time-period of an address/command, 704 a data-valid
(DTV-N) signal for indicating a valid time-period of the
20 data, 705 a command (CMD) signal for specifying
information such as the type of the transfer, 706 an
acknowledge (ACK-N) signal with which the bus module 108
acknowledges the transfer source module (bus master)
that the bus module 108 has accepted the transfer, 707 a
25 buffer-full (BFL-N) signal with which the transfer
destination module (slave) informs the bus module 108
that a buffer within the transfer destination module has
been fully occupied and is now in a state of being

unable to accept the transfer, 708 an address/data (A/D-
2) signal for transmitting address/data from the bus
module 108 to the transfer destination module (slave).

[0021]

5 In FIG. 10, the reference numerals denote the
following signals, respectively: 1001 the command
signal between the module A and the bus module 108, 1002
the buffer-full signal between the module A and the bus
module 108, 1003 the acknowledge signal between the
10 module A and the bus module 108, 1004 the data-valid
signal between the module A and the bus module 108, 1005
the address-valid signal between the module A and the
bus module 108, 1006 the address/data signal from the
module A to the bus module 108, 1007 the address/data
15 signal from the bus module 108 to the module A, 1008 the
command signal between the module B and the bus module
108, 1009 the buffer-full signal between the module B
and the bus module 108, 1010 the acknowledge signal
between the module B and the bus module 108, 1011 the
20 data-valid signal between the module B and the bus
module 108, 1012 the address-valid signal between the
module B and the bus module 108, 1013 the address/data
signal from the module B to the bus module 108, 1014 the
address/data signal from the bus module 108 to the
25 module B.

[0022]

First, the explanation will be given below
concerning the system configuration. FIG. 1 is the

block diagram of the information processing apparatus in which the system LSI is used that employs the on-chip bus according to the present invention. Onto the system bus 109, there are connected the system LSI (i.e., a processor on which the peripheral function modules are built-in) that employs the on-chip bus according to the present invention, the main memory device 102, the ROM 103 and the communications module 105. Moreover, the plurality of input/output devices 106, 107 are connected onto the I/O bus 110 that is connected to the system bus 109 through the bus adapter 104. The respective modules located inside the system LSI, such as the CPU module, the DRAM module and the graphics module, have the common interface units (117 to 122 and so on) and are all connected to the on-chip bus 108. The block diagram illustrating the internal configuration of the system LSI 101 is FIG. 2.

[0023]

The on-chip bus inside the system LSI in the present embodiment is of the crossbar switch configuration including the plurality of selectors. In addition, inside the crossbar switch configuration, there are provided the transferring buffers that the respective modules connected to the on-chip bus can use in common during a transfer of the data and so on. Here, these (including the crossbar switch controlling unit 210) are collectively referred to as the bus module 108. Moreover, here, the crossbar switch has a function

of selecting one output toward one or more of inputs.
The bus module includes the crossbar switch controlling
unit 210 for controlling transfer paths of the crossbar
switch and a transfer timing thereof. The block diagram
5 illustrating the flow of the data inside the bus module
108 is FIG. 3.

[0024]

Also, since the on-chip bus in the present
invention is of the crossbar switch configuration, the
10 address spaces are allocated to the respective modules
in advance as illustrated in FIG. 5. Here, let's
consider the case where, in FIG. 3, the module A (201)
executes a transfer of a burst write (over 4 data
cycles) toward the module C (203). As indicated in the
15 timing chart in FIG. 6, the module A outputs, onto the
bus, an address allocated to the module C and a command
for specifying a burst write transfer (A/D-1 corresponds
to the data outputting line 311 in FIG. 3, and the
timing is presented by 602 in FIG. 6). Here, by using
20 the address-valid (ADV-N) signal 603, it is specified
that the transfer is an address/command cycle. The
module C receives the burst write access request through
the bus signal lines (1008, 1011, 1012 and 1013 in FIG.
10) by way of the bus module 108. Then, the module C
25 sends the acknowledge (ACK-N) signal 606, i.e., a report
of the reception of the access request, to the module A
by way of the bus module 108.

[0025]

At the same time, using a buffer-full (BFL-N) signal 607, the module C informs the module A of an empty state of a transfer accepting buffer within the module C. FIG. 6 illustrates a timing chart associated with a burst write, where the buffer within the module C has a free or available space and therefore can accept a data transfer for the burst write. In this case, the crossbar switch controlling unit 108 in FIG. 3 controls the selectors 324, 322, 327 to transfer data through the data outputting line 311; the bypass line 320 which circumvents the transferring buffer 302 disposed in the transfer path within the bus module; and the data inputting line 316.

[0026]

On the other hand, FIG. 7 illustrates a timing chart associated with a burst write, where the module C does not have any free space within its internal buffer and therefore cannot accept any data transfer for the burst write. Upon receipt of a burst write request through associated bus signal lines (1008, 1011, 1012, 1013 in FIG. 10), the module C transmits an acknowledge (ACK-N) 706, indicating that it has received the burst write access request, to the module A through the bus module 108, and simultaneously notifies the module A, using a buffer full (BFL-N) signal 707, that the transfer accepting buffer within the module C cannot accept any transfer.

[0027]

Then, in this event, the crossbar switch controlling unit 108 in FIG. 3 controls the selectors 324, 322, 327 to transfer data through the data outputting line 311; the transferring buffer 302
5 disposed in the transfer path within the bus module; and the data inputting line 316. Here, the data is written into the transferring buffer 302 at the timing of an address/data signal (A/D-1) 702. Then, after the buffer full (BFL-N) signal 707 is negated, the data is written
10 into the module C by the bus module 108 at the timing of an address/data signal (A/D-2) 708. FIG. 11 illustrates a sequence of the operations described above in flow chart form.

[0028]

15 Now, a comparison will be made between a bus configuration having a commonly available transferring buffer as described above and a bus configuration without such a transferring buffer. FIG. 4 illustrates a bus configuration without a transferring buffer.
20 Specifically, FIG. 4 illustrates a bus configuration using a crossbar switch, and flows of data within the bus module 108 in an on-chip based system LSI.

[0029]

In FIG. 4, consider that a module A performs a
25 burst write (over four data cycles) into a module C. As illustrated in the timing chart of FIG. 8, the module A outputs a command for specifying an address in the module C, and a burst write. Here, the module A

specifies an address/command cycle with an address valid
(ADV-N) signal 803. Upon receipt of a burst write
access request from the bus module 108 through a bus
control signal, the module C transmits an acknowledge
5 (ACK-N) 806, indicating that it has received the burst
write access request, to the module A through the bus
module 108.

[0030]

FIG. 8 illustrates a timing chart associated
10 with a burst write, where the module C has a free space
in its internal buffer and therefore can accept an
access request for the burst write. In this event, the
crossbar switch controlling unit 108 in FIG. 4 controls
selectors (for example, 405, 411) to establish a path
15 for enabling a data transfer through the data outputting
line 311 and the data inputting line 316. On the other
hand, FIG. 9 illustrates a timing chart associated with
a burst write, where the module C does not have any free
space in its internal buffer and therefore cannot accept
20 an access request for the burst write.

[0031]

As illustrated in the timing chart of FIG. 9,
the module A outputs a command for specifying an address
in the module C, and a burst write. Here, the module A
25 specifies an address/command cycle with an address valid
(ADV-N) signal 903. Upon receipt of a burst write
access request from the bus module 108 through a bus
control signal, the module C notifies the module A,

using a retry request signal (RTY-N) 907, that the module C does not have any free space in its internal buffer so that it cannot accept the burst write access request. The module A, which has been rejected a
5 transfer by the retry request, again attempts to request a transfer after a certain period of time.

[0032]

At the time the module C eventually has a free space in its internal buffer and responds to the module
10 A with an acknowledge (ACK-N) 906, indicating that it has received the burst write access request, the crossbar switch controlling unit 108 in FIG. 4 controls the bus by controlling the selectors 405, 411 to establish a data path for transferring data through the
15 data outputting line 311 and the data inputting line 316, before executing a data transfer to the module C. FIG. 12 illustrates a sequence of the operations described above in flow chart form.

[0033]

20 With a conventional bus installed on a printed circuit board, bus lines per se are mere wires on the board. Therefore, the provision of buffers, just as those of the present invention, in the bus means addition of extra LSI parts to the bus. Generally, for
25 providing such buffers as those of the present invention, the buffers are contained in bus interface units (on reception side) of all modules connected to the bus. As a result, the conventional bus on the board

suffers from an increase in the number of gates in the modules.

[0034]

In contrast, when bus lines are configured
5 into a bus module such as 108 in the present invention
and a commonly available buffer is provided in the bus
module, addition of unnecessary buffers can be avoided.
This is because all modules rarely transfer data
simultaneously, so that only an amount of buffers
10 appropriate to a bus use rate may be provided in the bus
module 108 (for example, when the use rate is 50%, a
required capacity of buffers is only one-half of the
capacity which would be needed when buffers are provided
in all modules).

15 [0035]

While this embodiment has shown the bus
configuration in the form of crossbar switch, the bus
configuration may of course be implemented as a normal
bus form in which common bus lines are used in a time
20 division manner.

[0036]

According to the present invention, even if a
buffer in a slave module, which is the destination, is
full and hence cannot receive any more data transferred
25 thereto, a bus master can transfer data to the
transferring buffer provided on the on-chip bus on the
LSI. Thus, the bus master or the source need not delay
a transfer, irrespective of whether or not the internal

buffer in the slave has a free space, thereby improving the processing performance of the overall system.

[0037]

It should be noted that the present invention
5 is also effective in improving the LSI frequency.

Specifically, due to an increase in wire capacity in LSIs resulting from miniaturization of LSI processes more and more advancing in recent years, delays caused by wires becomes more problematic than delays caused by
10 gates. In particular, a transfer between modules positioned at diagonally opposing corners of a chip is highly likely to form a critical path of the entire chip (in this case, because the length of wire is approximately twice the length of one side of the chip).

15 To solve this problem, the bus module 108 may be installed in a central portion of a chip such that data is once relayed by a buffer contained in the bus module 108, whereby the length of wire between diagonally opposing modules can be reduced to
20 approximately one half. In this way, the present invention can be utilized as countermeasures to the critical path. Stated another way, the present invention is effective also in view of the improvement in frequency.

25 [0038]

It will be understood that different components may be used within the information processing apparatus of FIG. 1 depending on particular products to

which it is applied. Typical examples of applications include a set top box (STB) for cable TV and satellite broadcasting, a compact mobile terminal, a terminal dedicated to the Internet, and so on. The STB would
5 require an MPEG decoder, a TV output mechanism and so on, as possible modules contained in the system LSI 101, in addition to DRAM, DMA (direct memory access) controller and basic I/O. On the system bus 109, a cable modem or a satellite tuner may be required as a
10 communications module in addition to the ROM and main storage device.

[0039]

Furthermore, it is contemplated that a printer interface, a hard disk drive and so on are optionally
15 provided on the I/O bus 110. A compact mobile terminal, on the other hand, would require an LCD (liquid crystal display) controller with an accelerator, as a possible module contained in the system LSI 101, in addition to DRAM, DAM (direct memory access) controller and basic
20 I/O. On the system bus 109, a modem, a PC card interface, an FD (flexible disk) interface, and so on may be required in addition to the ROM and main storage device. In some cases, the I/O bus 110 may be eliminated for reducing the size.

25 [0040]

A dedicated Internet terminal may require a graphics controller with an accelerator, as a possible module contained in the system LSI 101, in addition to

the DRAM, DMA (direct memory access) controller and basic I/O. On the system bus 109, an Ethernet (for business use) or modem (for family use) interface will be required as a communications module, in addition to
5 the ROM and main storage device. Moreover, a printer interface, a hard disk drive and so on may be provided on the I/O bus 110.

[0041]

It is also contemplated that a common buffer
10 is provided on a printed circuit board within the scope of the present invention.

[0042]

[Effects of the Invention]

According to the present invention, even if a
15 buffer within a slave module, specified as the destination, is fully loaded and cannot accept any more transfer, a bus master can transfer data to the transferring buffer provided on the on-chip bus of the LSI. This can result in a reduction in time for which
20 the bus master occupies the bus in one information transfer, and an efficient use of the bus. Also, the bus master or the source need not delay a transfer due to a busy bus, even though the buffer within the slave has a free space, thereby improving the processing
25 performance of the entire system. As a further advantage of the present invention, the performance of the entire system can be further improved by separating the on-chip bus into two or more using a bus repeater(s) to locally

improve the frequency.

[Brief Description of Drawings]

[Fig. 1]

FIG. 1 is a block diagram of an information
5 processing apparatus in which a system LSI is used that
employs an on-chip bus according to the present
invention;

[Fig. 2]

FIG. 2 is a block diagram of the system LSI
10 employing the on-chip bus according to the present
invention;

[Fig. 3]

FIG. 3 is a block diagram for illustrating an
internal configuration of the system LSI employing the
15 on-chip bus according to the present invention;

[Fig. 4]

FIG. 4 is a block diagram for illustrating an
internal configuration of a system LSI in which a bus
configuration that uses off-chip a crossbar switch is
20 implemented on-chip;

[Fig. 5]

FIG. 5 is an address space map for indicating
address allocation of the on-chip bus according to the
present invention;

25 [Fig. 6]

FIG. 6 is a burst write timing chart of the
on-chip bus according to the present invention (the

receiving side buffer: empty state);

[Fig. 7]

FIG. 7 is a timing chart for a burst write on the on-chip bus according to the present invention (the
5 receiving side buffer: full state);

[Fig. 8]

FIG. 8 is a timing chart for a burst write on the on-chip bus according to the conventional example (the receiving side buffer: empty state);

10 [Fig. 9]

FIG. 9 is a timing chart for a burst write on the on-chip bus according to the conventional example (the receiving side buffer: full state);

[Fig. 10]

15 FIG. 10 is a connection diagram for illustrating line connection relationship of the on-chip bus according to the present invention;

[Fig. 11]

FIG. 11 is a flow chart for indicating a
20 transfer procedure on the on-chip bus according to the present invention;

[Fig. 12]

FIG. 12 is a flow chart for indicating a transfer procedure on the conventional on-chip bus;

25 [Description of Reference Numerals]

101... system LSI employing an on-chip bus, 102... main memory device, 103... ROM, 104... bus adapter, 105...


communication module, 106,107... input/output device, 108...
on-chip bus, 109... system bus, 110... I/O bus, 11... CPU
module, 112... on-chip DRAM module, 113... graphics module,
114... MPEG decoder module, 115... external bus (system bus)
5 interface module, 116... DSP (Digital Signal Processor)
module, 117-122... on-chip common bus interface, 201...
module A, 202... module B, 203... module C, 204... module D,
205... module E, 206... module F, 207... module G, 208...
module H, 109... crossbar switch unit, 210... crossbar
10 switch controlling unit, 211... buffer unit provided
inside the crossbar switch, 212-219... on-chip bus
interface units, 220-227... module interface units, 301,
302... transferring buffers provided on transfer paths
within a bus module, 303, 305, 307 and 309, data output
15 buffers of the modules A, B, C and D, 304, 306, 308 and
310... data input buffers of the modules A, B, C, D, 311,
313, 315 and 317... data outputting lines from the modules
A, B, C, D, 312, 314, 316 and 318... data inputting lines
into the modules A, B, C and D, 319... bypass line, 320...
20 bypass line, 321-328... selector, 401,402,403,404... input
data buffers of the modules A, B, C, D, 405-412...
selector, 501... address space of the module A, 502...
address space of the module B, 503... address space of the
module C, 504... address space of the module D, 601...
25 system clock signal, 602... address/data (A/D-1) signal,
603... address-valid (ADV-N) signal, 604... data-valid (DTV-
N) signal, 605... command (CMD) signal, 606... acknowledge
(ACK-N) signal, 607... buffer-full (BFL-N) signal, 608...

address/data (A/D-2) signal, 701... system clock signal,
 702... address/data (A/D-1) signal, 703... address-valid
 (ADV-N) signal, 704... data-valid (DTV-N) signal, 705...
 command (CMD) signal, 706... acknowledge (ACK-N) signal,
 5 707... buffer-full (BFL-N) signal, 708... address/data (A/D-
 2) signal, system clock signal, 802... address/data (A/D)
 signal, 803... address valid (ADV-N) signal, 804... data-
 valid (DTV-N) signal, 805... command (CMD) signal, 806...
 acknowledge (ACK-N) signal, 807... retry requesting (RTY-
 10 N) signal, 901... system clock signal, 902... address/data
 (A/D) signal, 903... address valid (ADV-N) signal, 904...
 data valid (DTV-N) signal, 905... command (CMD) signal,
 906... acknowledge (ACK-N) signal, 907... retry requesting
 (RTY-N) signal, 1001... command signal, 1002... buffer-full
 15 signal, 1003... acknowledge signal, 1004... data-valid
 signal, 1005... address-valid signal, 1006... address/data
 signal, 1007... address/data signal, 1008... command signal,
 1009... buffer-full signal, 1010... acknowledge signal,
 1011... data-valid signal, 1012... address-valid signal,
 20 1013... address/data signal, 1014... address/data signal

{Title of Document} Drawings
 {Fig. 1}



FIG. 1



{Fig. 2}

FIG. 2




FIG. 3






FIG. 4




{Fig. 5}

FIG. 5




{Fig. 6}

FIG. 6




[Fig. 7]

FIG. 7




{Fig. 8}

FIG. 8




[Fig. 9]

FIG. 9




[Fig. 10]

FIG. 10




[Fig. 11]

FIG. 11



{Fig. 12}

FIG. 12



[Title of Document] Abstract

[Abstract]

[Problem]

 In an LSI system using an on-chip bus, when a transfer on the bus is delayed due to a fully loaded buffer in a destination module, a source module cannot proceed to the next processing.

[Solving Means]

 Such an unwanted situation is eliminated by a transferring buffer which is provided on a transfer path in an on-chip bus on the LSI for temporarily storing transfer data. With this transferring buffer, even if a buffer within a slave module, specified as the destination, is fully loaded and cannot accept any more transfer, a bus master can transfer data to the transferring buffer provided on the on-chip bus. Thus, the bus master is not kept waiting for execution of a transfer, irrespective of the state of the buffer within the slave, thereby improving the processing performance of the entire system.

[Selected Drawing] Fig. 1